For the 70nm CMOS node, it is anticipated that conventional implantation and spike annealing approaches, even with pre-amorphisation and co-implantation, are unlikely to provide pMOS junctions consistent with the ITRS requirements. Here the junction performance is limited by equilibrium solid solubility.
INTRODUCTION

Extending conventional implantation with spike anneal
To optimise the performance of CMOS transistors there are certain restrictions placed on the junctions which extend underneath the gate. These restrictions are dictated by the International Roadmap for Semiconductors (ITRS) and are shown in figure 1 as a function of transistor gate length.
In figure 1 the SEMATECH curve is included to show the limits of using B only and conventional RTA [1] . This curve is a collection of all the best results from literature as of 2001 and these junctions on the graph are almost always formed by high temperature spike anneals (>1050°C for <1s with ramp up rates >75°C/s and ramp down >50°C/s) in <0.1% O 2 concentrations and <1.5keV B implants through <2nm [2] screen oxide. Irrespective of dose, energy, tilt angle, multiple B implants, dose rate, spike temperature, ambient, it seems very difficult to improve much beyond this line with B alone. However results in-house and elsewhere [3] have gained up to 7nm to the left of this curve by using very sharp spike anneals and high B doses.
Co-implanting several species before or alongside the B implant can allow for changing the channeling, diffusivity and activation of the dopant. For pre-amorphisation, Ge, Si or GeF 2 [4, 5, 6] are the most commonly used. Experiments elsewhere show that C, N, F, Ga, Ge, and In can decrease the B diffusion while Al, Ga, and In can improve its activation [7] . The trouble is that most often these species do not pre-exist in the substrate and require to be co-implanted causing further TED. Of all these candidates for co-implantation the best results have been obtained with Ge, F, GeF 2 , and C. BF 2 has been shown to offer decreased diffusion and possibly increased activation. In BF 2 however, the position of the F is not optimal for full reduction of TED and experiments have shown that the F should be implanted separately with an energy approximately 10 times that of the B [8] . Deep and shallow C has been shown to strongly reduce TED but concerns remain over its effect on junction leakage [9] .
In-house results with B or BF 2 co-implanted with a combination of Ge, GeF 2 , F have provided junctions <8nm to the left of the Sematech curve between 30-40nm. The best results were obtained by using the combination of low temperature spike anneal with high doses. The question is whether the Ge and F have more dramatic effects for shallower junctions to reach the Lg=37nm spec for the LP 70nm node, and whether their use can improve the junction abruptness below 4nm/decade. This will be reported on at a later date [10] .
The use of non-standard HALO, or pocket, junctions or offset spacers before extension implant may extend the lifetime of conventional ion implantation and spike anneal to the 70nm CMOS node. To implement these though requires significant additional processing and introduces sources of non-uniformity and repeatability. The lifetime of ion implantation itself will depend on the ability to maintain high beam currents without resulting in significant energy contamination. At the moment the levels of contamination are generally much less than the dopant diffusion during anneal, but when junctions <30nm are required limits can appear, especially for SPE regrown junctions, as shown later.
Avoiding deactivation and diffusion of the conventional junctions and HALOs is now essential. This calls for process integration adjustments like low temperature spacers, gate pre- doping or extension-last transistor architectures, and low temperature silicides. Conversely, the activation anneal of the junction can have adverse effects on advanced integration materials like high k gate dielectrics and metal gates. The use of lower thermal budgets for annealing is becoming necessary. Laser thermal annealing (LTA) and in-situ doping with SiGe offer extremely abrupt and highly activated shallow junctions but they are plagued with integration problems. The main issues with LTA is the poly-Si melting above isolation and pattern effects on absorption. Various capping layers have shown to help but currently there are no known solutions [11, 12] . For in-situ doping the main problem is obtaining selectivity on the active B concentrations >1e20atoms/cm 2 and eliminating variations in dopant incorporation caused by active area variations [13] . It is very possible that conventional approaches will not meet the 70nm requirements and integratable solutions for LTA or in-situ doping are not expected to arrive in time for even the 45nm CMOS node.
SPE Regrowth
Recently there has been a renewed interest in taking advantage of the high levels of activation achieved at low temperatures by regrowth of a doped amorphous region. Beforehand higher temperatures were favoured as they annealed all the defects from the junction and there was no need for low temperature device processing nor such stringent requirements on the junction profile. The low temperatures required for SPER of around 550°C-650°C do no allow for significant dopant diffusion in the crystalline Si so the resultant junction looks similar to the as-implanted profile. This lack of diffusion allows for higher implant energies and doses than that allowed for spike annealed junctions. However, these and other parameters can affect the level of activation, mobility, abruptness, uniformity and the amount of residual defects. The positioning of the amorphous region relative to the junction and the introduction of F can affect the dopant redistribution and abruptness. Performing anneals before and after the SPER may affect the residual defects and junction profile.
Much data already exists on several of these influences, especially on post-annealing and defect formation [14] [15] [16] [17] [18] . This paper will overview some of the existing knowledge and combine it with the results acquired here on the optimisation of the B dose and energy and the Ge and F implantation for forming junctions compatible with the 70nm and 45nm CMOS nodes.
The need for low temperature post-SPER processing creates difficulties in optimising the junction in integration experiments so the junctions have to be optimised for all Rs, depth, abruptness and defects to evaluate the merits of SPER before integration. The main concern in integration is the residual defects in the channel increasing the off-state leakage. Defects under the extension are normally consumed by the deeper contact junction. Optimised SPER junctions have been integrated into devices here and elsewhere [19] with disposable spacers and will be reported on at a later date.
EXPERIMENT
In n-type 200mm wafers, several experiments were set up to investigate the influence of implant and annealing parameters for SPER junction performance and identify the process window for CMOS integration. Ge was implanted at energies ranging from 8keV to 20keV mostly at 1e15atoms/cm 2 . B was implanted between 0.5keV and 1.5keV with doses ranging from C2.1.3 1e15 to 3e15. In some wafers BF 2 or F was implanted with the former at 4.5keV, 3e15/cm 2 and the latter between 3-10keV at 1e15. All implants were angled at 7° tilt and 27° twist on the Applied Materials xR80 LEAP.
Some wafers received a pre-anneal of either 420°C for 30minutes or 500°C for 10minutes. The SPER anneal was tested between 500°C for several minutes up to spikes at 900°C or 1000°C. Post-annealing was done mostly at 900°C for 5s but also for the full range of 700°C to 1000°C. Annealing was either done on whole wafers in the AST-STEAG SHS2800 or on the ASM LEVITOR [20] , or in pieces in the HEATPULSE RTA.
Rs measurements were either done by four-point probe (4PP) on the SSM 240 with a probe depth of 25nm or by probe spacing which probes 5nm deep. Probe spacing is typically used in spreading resistance profiling (SRP) on the SSM 150 and is a multiple 2-point measurement. Chemical dopant profiling was done using SIMS on the ATOMIKA 4500 and active dopant profiling by SRP, again on the SSM150. Amorphous and defect imaging was done in by high resolution cross-sectional TEM. Figure 2 shows the Rs of various SPER junctions formed at different temperatures for 1 minute when measuring with 25nm or 5nm probes. With spike annealed junctions down to 20nm even measuring with 100nm deep probes typically gives accurate results [21] . The important thing is of course the depth of the carriers at the substrate level, not at 1e18atoms/cm 3 , and the depletion width. However the results show that in measuring Rs with 25nm probes on SPER junctions the substrate Rs contributes (and is here typically 200ohms/sq). This is not surprising as the electrical junction is where the original amorphous crystalline interface lay and there are many residual defects causing leakage. We will see that this type of probing comparison may provide some information about the formation of the junction and residual damage.
RESULTS AND DISCUSSION
Probing SPER junctions -activation, deactivation and leakage
In both cases shown in figure 2 the Rs decreases coming from 550°C, 1min up to 650°C, 1min. This is due to incomplete regrowth (see HRTEM results later). For the samples with F, regrowth is so slow at these temperatures that no significant junction is formed until 700°C. Correspondingly the Rs is extremely high with the 5nm probe and at the substrate level with the 25nm probe. The formation of the F junction creates the depletion region which isolates the substrate giving an increased Rs. Between 700°C and 750°C the junctions do not diffuse or deactivate then at 800°C the junctions suffer from deactivation. This agrees with that reported elsewhere where a possible reason for the deactivation is the back-flow of Si interstitials coming from the end of range defects at the original amorphous interface [14] . Above 900°C the junctions begin to diffuse significantly and the Rs decreases. Here the pre-amorphised and nonamorphised junctions coincide in Rs (see 3BF4.5) as the equilibrium solid solubility is attained. The reason why the Rs with 25nm dips at 800°C can tell us something about the effect of the defects on junction leakage. Either the deactivation causes the depletion region to enter further into the junction, or perhaps more likely, is that extended defects are formed from the heavily damaged region and the resistance from the junction to the substrate is reduced dramatically. Plan view TEM images shown elsewhere [14, 15] show that at temperatures around 800°C the point defects evolve into {311} rod-like defects. What is also interesting is that the deactivation is dependent on the energy and dose. For 1.5keV B the Rs only rises by 16% at 800°C whereas for 0.5keV B the increase is almost 60%. The SIMS graphs in figure 3 comparing these junctions regrown at 600°C for 10mins can provide some explanation. The 1.5keV B junction is seen to have a lower peak concentration of B than the 0.5keV case. It is possible that the higher amount of non-activated, or clustered, B can cause enhanced deactivation. If a comparison is made between the 3e15 B and 3e15 B + 3e15 BF 2 it is clear that the additional B is not contributing to the junction activation even though it should make the junction deeper (4.5keV BF2 has a similar B profile as 1keV B). This indicates that having higher inactive B concentrations can degrade the mobility of the carriers. From the 5nm probe data the deactivation is also seen to be worse for the higher B concentration. Figure 4 shows more systematic Rs data on 1keV B with doses of 1e15, 2e15 and 3e15/cm 2 from which it is clear that at low temperatures there is no benefit of going higher than 2e15/cm 2 and at 3e15 there is evidence of reduced hole mobility and greater deactivation. At 900°C for 1min the higher doses diffuse further and the conventional junction Rs trends are seen. Figure 3 shows how the dopant can redistribute even during low temperature processing at 600°C. There are several interesting points to note. Diffusion occurs at around 2e20atoms/cm 3 during SPER. This likely corresponds to the active concentration of the dopants in the SPER region as only substitutional B is subject to diffusion. This agrees with previous observations [14] . The diffusion is far more than expected from thermal diffusion at 600°C so TED seems responsible. The migrating Si interstitials diffuse the dopants towards the end-of-range damage, where they are trapped. For this temperature the dopants do not migrate towards the surface during SPER as the retained dose before and after SPER is very close for both 0.5keV and 1.5keV. Incidentally, self-sputtering seems responsible for some loss of dopant during implant and is 19% for the 0.5keV 3e15 and 11% for the 1.5keV 3e15. This is further explained elsewhere [22] . C2.1.6
Diffusion during SPER regrowth
It is worth pointing out at this moment that energy contamination appeared on the 0.5keV samples. For throughput, these implants were decelerated from 3keV. In house results on 0.5keV 1e15 decelerated from 1,2,3, and 4keV show that the junction depth at 1e18 increases linearly as 40x(% energy contamination). Eliminating energy contamination required a reduction in beam current by a factor of 10. Unless the channel concentration rises above 1e19atoms/cm 3 , techniques like plasma doping (PLAD) may become necessary [23] .
Central to implementing SPER junctions into transistors is that the leakage mechanism arising from the residual defects is negligible compared to the other influences on off-state leakage. Higher SCEs and gate-to-drain leakage intrinsic to shrinking device dimensions do increase the acceptable leakage from these residual defects. On top of this, shallow junctions may allow easier defect removal underneath the gate in the channel region. It is also important to identify how the nature of the defects affect leakage, cf. point defects, {311} defects and dislocation loops.
Post and pre-annealing -diffusion, deactivation and defects
The use of post-annealing to reduce the defect density has been widely used in laser annealing and SPER [14] . The idea is to anneal the defects without causing deactivation or dopant diffusion. Figure 3 shows the effect of a 900°C, 5s post anneal on the junction profile. Upon post-annealing at 900°C for 5s there is substantial dopant diffusion to the end of range defects and the profiles indicate no uphill diffusion. The release of the interstitials from the endof-range defects at 900°C seem to be responsible for this dopant redistribution and this agrees with other reports. The small dose change during the 900°C, 5s anneal is most likely due to outgassing in pure N 2 . There are several important points with regard to integration here. The result of this dopant diffusion and activation during post annealing is that the junction may be considerably deeper than it was originally (at the a-Si interface) and for the 1.5keV case the abruptness has degraded considerably (from <1nm/decade to >15nm/decade). This is only the case however if there is no activation of the dopants beyond the interface after the 600°C, 10min SPER anneal. Looking at the SRP profiles in figure 5 for the two cases indicate that 600°C does not sufficiently activate the B above a concentration of 1e18/cm 3 beyond the interface and so it is possible that the junction depth is at 22nm and the abruptness is <1nm/decade. SRP also suggests a reduction in mobility at the highly doped surface region. It is noted however that the SRP profiling has some problems in profiling such highly doped SPER junctions where the amount of clustered dopants may affect the mobility used in the calculation and carrier spilling may produce errors in electrical junction depth measurements. With this in mind, further experiments are underway to confirm whether the 600°C SPER does not activate the c-Si tail and allow a <1nm/decade abruptness. Judging by this work and others there seems to be very little margin for post annealing to achieve sufficient defect removal without activating the profile tail or deactivating the bulk junction. The ideal situation would be to remove the defects before SPER.
There are various other approaches that may affect the number of end of range defects that have been researched elsewhere. Among these are wafer temperature during implant [24] , beam current dynamic annealing [25] , pre-annealing [12] , amorphising species, dose and energy, or the use of co-implants to create vacancies for the excess interstitials. For normal device processing there may be operational or device issues with implementing all of these apart from preannealing. Pre-annealing at temperatures between 400-500°C for several seconds to minutes has been shown to improve the amorphous interface roughness as it allows for some Si redistribution C2.1.7 without inducing SPER. There are also indications that this anneal may bring nearby excess interstitials toward the interface and reduce the number of stacking faults. However it is not clear whether this can affect the end of range defects in low temperature SPER. Figure 5 . SRP of 3e15 1.5keV B before and after post annealing at 900°C for 5s. Figure 6 shows the effect on the junction profile and regrowth rate by a pre-anneal of either 420°C for 30mins or 500°C for 10s. As was expected the junction profiles do not change at all. The same amount of B trapping at the end-of-range defects is observed. This indicates that there is no significant reduction in residual defects. However it is worth noting that the Rs consistently takes longer to reach its final value after SPER. This could be due to a reduced regrowth rate as a result of more difficult nucleation. It could also be due to less leakage to the substrate in the Rs measurement, implying possible changes in defect structure. Further investigations are required at this point to understand and optimise the pre-anneal.
Effect of Fluorine
Fluorine is known to reduce B diffusion in most instances but has also been observed to increase its diffusion [26] . Comparisons have also been made elsewhere between B and BF 2 for SPER [14] . In figure 7 the effect of a separate 6keV 1e15/cm 2 F implant before SPER is shown to enhance the diffusion of B in the amorphous state. By looking at the Rs measurements in figure 7 and the XTEM in figure 8 it is evident that the SPER here is not complete in 1 minute at 600°C. This implies that the enhanced B diffusion observed with F occurs during the amorphous phase. This is explained elsewhere as the F trapping the dangling bonds in the amorphous Si thereby allowing B to diffuse more freely [26] . The positioning of the F could be important to allow some 'shoulder' diffusion to obtain a more abrupt profile without implanting deeper and having more B at the end-of range damage. From 5nm PS measurements, F is seen to reduce the Rs due to this enhanced diffusion. F is known to reduce the regrowth rate, as seen comparing 'a' and 'c' in figure 8 . Results also show that the F can increase the depth of a pre-existing amorphous region (see figure 7) , and may cause and retain more residual defects [14] . 
Within-wafer uniformity of SPER junctions
For CMOS integration a major issue as with all shallow junctions is uniformity of the junction in terms of both activation and depth. Since the formation of SPER junction is quite different from that of conventional ones, sources of non-uniformity can be different. Temperature control at these SPER temperatures cannot be obtained by optical methods like pyrometry as the Si wafer can be transparent to the wavelengths used. Figure 9a shows the result of using pyrometry for SPER temperature control where Rs uniformity can reach >15% where the SPER is almost complete due variations in regrowth rates affecting a larger portion of dopants. These, and other, results show the increased growth rate with higher B doping levels. Excellent temperature control, obtained by a conduction based RTA shown in figure 9b can provide junction uniformities better than most spike annealed junctions. The best condition tested here was for 650°C for 1min which fully regrows 22nm amorphous with a uniformity of 0.1%, the same as the implant uniformity (from therma-wave) of the 1.5keV B used. It should be noted that for the lamp-based systems, at these temperatures without an absorbing layer (e.g. silicide) the wafer temperature would normally be measured using a thermocouple . Figure 9 . Uniformity of SPER junctions using a) pyrometry and b) thermocouple T control.
SPER and ITRS
Taking the best results from the investigations reported here and comparing them to the ITRS specs for the upcoming technology nodes it is clear that as far as junction performance is concerned, SPER has the potential to stretch to the 45nm node and possibly beyond. Figure 10 shows the Rs, depth and abruptness of the best junctions. Here the abruptness depends on the activation of dopants beyond the original amorphous interface and energy contamination, having the potential to be <1nm decade at 1e18-1e19atoms/cm 3 . Figure 10 . The best SPER junctions against the ITRS specifications for 70nm and 45nm CMOS. Possible improvements can be made with lower B doses with shallower Ge, and F implantation.
CONCLUSIONS
Even with co-implantation of Ge and F, pMOS extension junctions with high temperature spike annealing are not expected to meet the Rs, depth and abruptness requirements for sub70nm CMOS nodes. The use of offset spacers or super steep HALOs may offer some hope but a lot of fine-tuning and process optimisation will be necessary.
From all the results together it is possible to arrive at an optimum implant and anneal condition for implementing SPER into integration. The results indicate that higher implant energies than conventionally used are preferred along with higher doses, the optimum being around 1-1.5keV B for 15-25nm junctions. However doses above 2e15 can lead to significant clustering, mobility reduction and deactivation upon post thermal treatment. The optimal temperature range of SPER lies between 600°C and 650°C for around 5-10mins as this gives good uniformity and little deactivation. Post annealing can dramatically increase the junction depth and abruptness just by activating the tail and may result in some deactivation if between 750°C and 850°C. Tailoring the F co-implant has the potential to offer broader profiles and reduce Rs. Whether this junction survives the leakage requirements for CMOS is not clear at the moment. There may come some improvements in junction leakage by finding a suitable pre-and post-anneal but results show that the process window for this is narrow. Fortunately off-state leakage specifications are being relaxed for most high performance devices and this may offer some latitude to use SPER even if the defects are not completely annihilated. 
